

# LH52256AV

CMOS 256K (32K × 8) Static RAM

## FEATURES

- 32,768 × 8 bit organization
- Access times (MAX.):
  - 200 ns ( $2.7 \leq V_{CC} < 3.0$  V)
  - 150 ns ( $3.0 \text{ V} \leq V_{CC} \leq 5.5$  V)
- Supply current:
  - Operating: 165 mW (MAX.)
  - Standby: 220  $\mu$ W (MAX.)
  - Data retention:
    - 3  $\mu$ W ( $V_{CCDR} = 3$  V,  $t_A = 25^\circ\text{C}$ )
- Wide operating voltage range: 2.7 V to 5.5 V
- Fully-static operation
- Three-state outputs
- Packages:
  - 28-pin, 450-mil SOP
  - 28-pin,  $8 \times 13$  mm<sup>2</sup> TSOP (Type I)

## DESCRIPTION

The LH52256AV is a static RAM organized as 32,768 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

## PIN CONNECTIONS




Figure 1. Pin Connections for SOP Package




Figure 2. Pin Connections for TSOP Package




Figure 3. LH52256AV Block Diagram

**PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>14</sub>	Address inputs
$\overline{CE}$	Chip Enable input
$\overline{WE}$	Write Enable input
$\overline{OE}$	Output Enable input

SIGNAL	PIN NAME
I/O <sub>1</sub> - I/O <sub>8</sub>	Data inputs and outputs
V <sub>CC</sub>	Power supply
GND	Ground

**TRUTH TABLE**

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	SUPPLY CURRENT	NOTE
H	X	X	Standby	High-Z	Standby (I <sub>SB</sub> )	1
L	L	X	Write	D <sub>IN</sub>	Operating (I <sub>CC</sub> )	1
L	H	L	Read	D <sub>OUT</sub>	Operating (I <sub>CC</sub> )	
L	H	H	Output disable	High-Z	Operating (I <sub>CC</sub> )	

**NOTE:**

1. X = H or L

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V	1
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	1, 2
Operating temperature	T <sub>opr</sub>	-10 to +70	°C	
Storage temperature	T <sub>stg</sub>	-65 to +150	°C	

**NOTES:**

1. The maximum applicable voltage on any pin with respect to GND.
2. V<sub>IN</sub> (MIN.) = -3.0 V for pulse width ≤ 50 ns.

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = -10°C to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	2.7		5.5	V	
Input voltage (V <sub>CC</sub> = 2.7 V to 5.5 V)	V <sub>IH</sub>	V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.3	V	
	V <sub>IL</sub>	-0.3		0.2	V	1
Input voltage (V <sub>CC</sub> = 3.0 V to 3.6 V)	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.3	V	
	V <sub>IL</sub>	-0.3		0.6	V	1

**NOTE:**

1. V<sub>IN</sub> (MIN.) = -3.0 V for pulse width ≤ 50 ns.

**DC CHARACTERISTICS ( $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $T_A = -10^\circ\text{C to }+70^\circ\text{C}$ )**

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input leakage current	$I_{LI}$	$V_{IN} = 0\text{ V to }V_{CC}$	-1.0	1.0	$\mu\text{A}$
Output leakage current	$I_{LO}$	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = 0\text{ V to }V_{CC}$	-1.0	1.0	$\mu\text{A}$
Operating supply current	$I_{CC}$	Minimum cycle, $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{I/O} = 0\text{ mA}$ , $\overline{CE} = V_{IL}$		30	mA
		$t_{RC}$ , $t_{WC} = 1.0\ \mu\text{s}$ , $V_{IN} = V_{IL}$ or $V_{IH}$ , $I_{I/O} = 0\text{ mA}$ , $\overline{CE} = V_{IL}$		10	
		Minimum cycle, $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{I/O} = 0\text{ mA}$ , $\overline{CE} = V_{IL}$ , $V_{CC} = 3.6\text{ V}$		15	
		$t_{RC}$ , $t_{WC} = 1.0\ \mu\text{s}$ , $V_{IN} = V_{IL}$ or $V_{IH}$ , $I_{I/O} = 0\text{ mA}$ , $\overline{CE} = V_{IL}$ , $V_{CC} = 3.6\text{ V}$		5.0	
Standby supply current	$I_{SB}$	$\overline{CE} \geq V_{CC} - 0.2\text{ V}$		40	$\mu\text{A}$
	$I_{SB1}$	$\overline{CE} = V_{IH}$		3.0	mA
Output voltage	$V_{OL}$	$I_{OL} = 0.5\text{ mA}$		0.5	V
		$I_{OL} = 2.1\text{ mA}$ , $V_{CC} = 3.0\text{ V to }5.5\text{ V}$		0.4	
	$V_{OH}$	$I_{OH} = -0.5\text{ mA}$	$V_{CC} - 0.5$		V
		$I_{OH} = -1.0\text{ mA}$ , $V_{CC} = 3.0\text{ V to }5.5\text{ V}$	2.4		

**READ CYCLE ( $T_A = -10^\circ\text{C to }+70^\circ\text{C}$ )**

PARAMETER	SYMBOL	2.7 V ≤ V <sub>CC</sub> < 3.0 V		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	$t_{RC}$	200		150		ns	
Address access time	$t_{AA}$		200		150	ns	
Chip enable access time	$t_{ACE}$		200		150	ns	
Output enable access time	$t_{OE}$		100		70	ns	
Output hold time	$t_{OH}$	10		10		ns	
$\overline{CE}$ Low to output in Low-Z	$t_{LZ}$	10		10		ns	1
$\overline{OE}$ Low to output in Low-Z	$t_{OLZ}$	10		10		ns	1
$\overline{CE}$ High to output in High-Z	$t_{HZ}$	0	60	0	60	ns	1
$\overline{OE}$ High to output in High-Z	$t_{OHZ}$	0	60	0	60	ns	1

**NOTE:**

- Active output to high-impedance and high-impedance to output active tests specified for a  $\pm 200\text{ mV}$  transition from steady state levels into the test load.

**WRITE CYCLE ( $T_A = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ )**

PARAMETER	SYMBOL	2.7 V ≤ V <sub>CC</sub> < 3.0 V		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t <sub>WC</sub>	200		150		ns	
$\overline{\text{CE}}$ Low to end of write	t <sub>CW</sub>	120		100		ns	
Address valid to end of write	t <sub>AW</sub>	120		100		ns	
Address setup time	t <sub>AS</sub>	0		0		ns	
Write pulse width	t <sub>WP</sub>	100		70		ns	
Write recovery time	t <sub>WR</sub>	0		0		ns	
Input data setup time	t <sub>DW</sub>	60		50		ns	
Input data hold time	t <sub>DH</sub>	0		0		ns	
$\overline{\text{WE}}$ High to output in Low-Z	t <sub>OW</sub>	10		10		ns	1
$\overline{\text{WE}}$ Low to output in High-Z	t <sub>WZ</sub>	0	60	0	60	ns	1
$\overline{\text{OE}}$ High to output in High-Z	t <sub>OHZ</sub>	0	60	0	60	ns	1

**NOTE:**

- Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

**TEST CONDITIONS**

PARAMETER	MODE	NOTE
Input pulse levels	0 V to V <sub>CC</sub>	
Input rise/fall times	10 ns	
Input/output timing levels	1.5 V	
Output load	C <sub>L</sub> (100 pF)	1

**NOTE:**

- Includes scope and jig capacitance.

**CAPACITANCE ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V			7	pF	1
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V			10	pF	1

**NOTE:**


- This parameter is sampled and not production tested.

**DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -10°C to +70°C)**

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Data retention supply voltage	V <sub>CCDR</sub>	$\overline{CE} \geq V_{CCDR} - 0.2 \text{ V}$	2.0	5.5	V	
Data retention supply current	I <sub>CCDR</sub>	$V_{CCDR} = 3.0 \text{ V}$ $\overline{CE} \geq V_{CCDR} - 0.2 \text{ V}$	T <sub>A</sub> = 25°C	1	μA	
			T <sub>A</sub> = 40°C	3	μA	
				20	μA	
Chip enable setup time	t <sub>CDR</sub>		0		ns	
Chip enable hold time	t <sub>R</sub>		t <sub>RC</sub>		ns	1


**NOTE:**

- t<sub>RC</sub> = Read cycle time.



52256AV-7


**Figure 4. Low Voltage Data Retention**



NOTE:  $\overline{WE}$  = 'HIGH.'


52256AV-4

**Figure 5. Read Cycle**



52256AV-5

Figure 6. Write Cycle ( $\overline{OE}$  Controlled)



**NOTES:**


1.  $t_{CW}$  is defined as the time from  $\overline{CE}$  LOW transition to the end of writing.
2.  $t_{WR}$  is defined as the time from the end of writing to address change.
3.  $t_{AS}$  is defined as the time from address change to the start of writing.
4. The writing occurs during an overlapping period of  $\overline{CE} = \text{'LOW'}$ , and  $\overline{WE} = \text{'LOW'}$  ( $t_{WP}$ ).
5. If  $\overline{CE}$  LOW transition occurs at the same time or after  $\overline{WE}$  LOW transition, the outputs will remain high-impedance.
6. If  $\overline{CE}$  HIGH transition occurs at the same time or before  $\overline{WE}$  HIGH transition, the outputs will remain high-impedance.
7. When I/O pins are in the output state, input signals with the opposite logic level must not be applied.

52256AV-6


**Figure 7. Write Cycle ( $\overline{OE}$  Low Fixed)**



PACKAGE DIAGRAMS




28-pin, 450-mil SOP



**28-pin, 8 × 13 mm<sup>2</sup> TSOP (Type I)**

**ORDERING INFORMATION**



52256AV-8